



# Analyzing the Real Jitter Performance of an SSC Clock

**Martin F. Stumpf**  
**Market Segment Management**  
**Rohde & Schwarz**


# Disclaimer



**Presentation Disclaimer: All opinions, judgments, recommendations, etc. that are presented herein are the opinions of the presenter of the material and do not necessarily reflect the opinions of the PCI-SIG®.**

# High-Speed Digital Design


## Main Building Blocks and Challenges



# Clock Tree


## Building Blocks

- Reference clocks
- Clock buffers
- Jitter attenuators



## Typical Parameters


- Phase noise / jitter
- Jitter attenuation (JTF)
- Power supply noise rejection (PSNR)



# PCIe® RefClk Architecture




## PCIe Architecture




## RefClock Architectures

- Common Clock (CC)




- Separate Reference No Spread  
Separate Reference Independent Spread



# PCIe Link and RefClk Jitter



## PCIe Link



PCIe Link: x1, x2, x4, x8, x12, x16, x32 lanes

PCIe link is made up of one or more lanes, each consisting of:

- 1 x differential Tx pair
- 1 x differential Rx pair

## RefClk Jitter Limits

PCIe Link Speed	Refclk Jitter
2.5 GT/s	86 ps (pp)
5.0 GT/s	3.1 ps (RMS)
8.0 GT/s	1.0 ps (RMS)
16.0 GT/s	0.5 ps (RMS)
32.0 GT/s (spec. in progress)	<b>!! tighter !!</b>





Note:

■ GT/s = Gtransfers / sec

# RefClk: System-Level Effects

## Modeling the effects at the Rx Latch:

- System Transfer Function  $H(s)$
- Block Transfer Functions  $H_1(s)$ ,  $H_2(s)$ ,  $H_3(s)$ :



Source:  
PCI Express Base  
Specification, Rev. 4.0  
Version 1.0 (CC)

Transfer Function:  $[H_1(s)e^{-sT} - H_2(s)]H_3(s)$

Jitter at Rx latch:  $\left. \begin{array}{l} X(s)[H_1(s)e^{-sT} - H_2(s)]H_3(s) \\ X(s)[H_2(s)e^{-sT} - H_1(s)]H_3(s) \end{array} \right\}$

Compute both and use the larger of the two

# RefClk: System-Level Effects

## Modelling

- System Effect of Refclk jitter at Rx latch is modeled by the System Transfer Function  $H(s)$ , consisting of:
  - Tx PLL model:  $H_1(s)$
  - Rx PLL model:  $H_2(s)$
  - Rx CDR model:  $H_3(s)$
- For PCIe 4.0: 64 jitter results

## Solutions:

- 1) Phase Noise Analyzer
- 2) Phase Noise Analyzer with External Post-Processing Tool
  - export phase noise trace
  - offline post-processing

Table 8-19: Common Refclk PLL and CDR Characteristics for 2.5 GT/s

PLL #1, PLL #2	0.01 dB peaking	3.0 dB peaking	BW <sub>CDR</sub> (min) = 1.5 MHz, 1 <sup>st</sup> order	CDR
BW <sub>PLL</sub> (min) = 1.5 MHz	$\omega_{n1} = .336$ Mrad/s $\zeta_1 = 14$	$\omega_{n1} = 5.09$ Mrad/s $\zeta_1 = 0.54$		
BW <sub>PLL</sub> (max) = 22 MHz	$\omega_{n1} = 4.93$ Mrad/s $\zeta_1 = 14$	$\omega_{n1} = 74.68$ Mrad/s $\zeta_1 = 0.54$		
16 combinations				2.5 GT/s

Table 8-20: Common Refclk PLL and CDR Characteristics for 5.0 GT/s

PLL #1	0.01 dB peaking	1.0 dB peaking	PLL #2	0.01 dB peaking	3.0 dB peaking
BW <sub>PLL</sub> (min) = 5.0 MHz	$\omega_{n1} = 1.12$ Mrad/s $\zeta_1 = 14$	$\omega_{n1} = 11.01$ Mrad/s $\zeta_1 = 1.16$	BW <sub>PLL</sub> (min) = 8.0 MHz	$\omega_{n2} = 1.79$ Mrad/s $\zeta_2 = 14$	$\omega_{n2} = 26.86$ Mrad/s $\zeta_2 = 0.54$
BW <sub>PLL</sub> (max) = 16 MHz	$\omega_{n1} = 3.58$ Mrad/s $\zeta_1 = 14$	$\omega_{n1} = 35.26$ Mrad/s $\zeta_1 = 1.16$	BW <sub>PLL</sub> (max) = 16 MHz	$\omega_{n2} = 3.58$ Mrad/s $\zeta_2 = 14$	$\omega_{n2} = 53.73$ Mrad/s $\zeta_2 = 0.54$
BW <sub>CDR</sub> (min) = 5 MHz, 1 <sup>st</sup> order	64 combinations				5 GT/s

Table 8-21: Common Refclk PLL and CDR Characteristics for 8.0 and 16.0 GT/s

PLL #1	0.01 dB peaking	2.0 dB peaking	PLL #2	0.01 dB peaking	1.0 dB peaking
BW <sub>PLL</sub> (min) = 2.0 MHz	$\omega_{n1} = 0.448$ Mrad/s $\zeta_1 = 14$	$\omega_{n1} = 6.02$ Mrad/s $\zeta_1 = 0.73$	BW <sub>PLL</sub> (min) = 2.0 MHz	$\omega_{n2} = 0.448$ Mrad/s $\zeta_2 = 14$	$\omega_{n2} = 4.62$ Mrad/s $\zeta_2 = 1.15$
BW <sub>PLL</sub> (max) = 4.0 MHz	$\omega_{n1} = 0.896$ Mrad/s $\zeta_1 = 14$	$\omega_{n1} = 12.04$ Mrad/s $\zeta_1 = 0.73$	BW <sub>PLL</sub> (max) = 5.0 MHz	$\omega_{n2} = 1.12$ Mrad/s $\zeta_2 = 14$	$\omega_{n2} = 11.53$ Mrad/s $\zeta_2 = 1.15$
BW <sub>CDR</sub> (min) = 10 MHz, 1 <sup>st</sup> order	64 combinations				8.0, 16.0 GT/s

Source: PCI Express Base Specification, Rev. 4.0 Version 1.0



# Spread Spectrum Clocking

## SSC Concept:

- SSC reduces the Refclk peak power
- Slow FM to spread the power of the signal
- Jitter limits also to be met with SSC



## Extract from PCI Express Base Specification, Rev. 4.0 Version 1.0:

Table 8-18: Data Rate Independent Refclk Parameters

Symbol	Description	Limits	Units	Notes
F <sub>REFCLK</sub>	Refclk Frequency	99.97 (min), 100.03 (max)	MHz	
F <sub>SSC</sub>	SSC frequency range	30 (min), 33 (max)	kHz	
T <sub>SSC-FREQ-DEVIATION</sub>	SSC deviation	-0.5 (min), 0.0 (max)	%	
T <sub>TRANSPORT-DELAY</sub>	Tx-Rx transport delay	12 (max)	ns	1, 4
T <sub>SSC-MAX-FREQ-SLEW</sub>	Max SSC df/dt	1250	ppm/us	2, 3

### Notes:

1. Parameter is relevant only for common Refclk architecture.
2. Measurement is made over 0.5μsec time interval with an 1<sup>st</sup> order LPF with an f<sub>c</sub> of 60x the modulation frequency.
3. When testing the a device configured for the IR reference clock architecture the SSC related parameters must be tested with the Tx output data instead of the reference clock.
4. There are form factors (for example topologies including long cables) that may exceed the transport delay limit. Extra jitter from the large transport delay must be accounted by these form factor specifications.



# Measuring RefClk Jitter

## Time Domain: Oscilloscope

- TIE Jitter Measurement:

- Track
- Histogram
- Spectrum


$$j_{TIE}(n) = (t_n - t_{REF_n})$$

- Sampled Measurement (e.g. rising edge)
  - Sampling with clock frequency
  - TIE jitter spectrum shows aliasing products

- Reference:  $t_{REF_n}$ 
  - Calculation based on ideal signal or selected CDR
  - TIE result includes effect of CDR Transfer Function (HP Filter)

- Relevant for Clocks: Random Jitter (RJ), Periodic Jitter (PJ) ☒

- **Limitation by Scope Jitter Noise Floor JNF**  
**High Sensitivity on Clock Slew Rate**



$$t_{JNF} = \sqrt{\left(\frac{V_N}{V_A \cdot r_{FS}} \cdot t_r\right)^2 + t_j^2}$$

- $V_N$ : input referred noise [ $V_{RMS}$ ]
- $V_A$ : signal amplitude [V]
- $r_{FS}$ : full scale range
- $t_r$ : rise time 10-90% [s]
- $t_j$ : aperture uncertainty [ $s_{RMS}$ ]

# Measuring RefClk Jitter

## Frequency Domain: Phase Noise Analyzer

- Phase Noise Measurement:

- Phase Noise

- Phase Jitter

- Integrate phase noise in offset-range

- Divide by clock-frequency  $\omega_0$


Ideal Signal

$$V(t) = A_0 \sin \omega_0 t$$

Where:

$A_0$  = nominal amplitude

$\omega_0$  = nominal frequency





Real-world Signal

$$V(t) = (A_0 + E(t)) \sin(\omega_0 t + \phi(t))$$

Where:

$E(t)$  = random amplitude changes

$\phi(t)$  = random phase changes



- Continuous Measurement

- Phase noise spectrum shows no aliasing products

- Reference: Ideal Signal


- Result does not include effect of CDR Transfer Function (HP Filter)

- Relevant for Clocks: Random Jitter (RJ), Periodic Jitter (PJ) ☒

- **Made for Phase Noise Testing: Outstanding Phase Noise / Jitter Performance**

# Phase Noise Analyzer


## Architecture: Example R&S FSWP



# Phase Noise Analyzer

## Signal Processing: Example R&S FSWP


### Digital Demodulation



# Phase Noise Analyzer

## Signal Processing: Example R&S FSWP


### Cross-Correlation



# Phase Noise Analyzer

## Jitter Integration: Example R&S FSWP


Integrated Measurement:



# Phase Noise Analyzer

## Jitter Weighting: Example R&S FSWP

Weighting according to System Transfer Function:






# Phase Noise Analyzer

## Spur Detection: Example R&S FSWP

Setting for proper detection of SSC Spurs:



Low RBW:

→ Good resolution

→ SSC detection / SSC removal

# PCIe RefClk Jitter: SSC OFF



## Phase Noise and Jitter Results: Example R&S FSWP

Jitter Calculation:




Procedure with R&S FSWP:  
→ Phase noise measurement

Trace:  
→ Weighting  
(example: PCIe 4.0 filter)  
→ Jitter integration

# PCIe RefClk Jitter: SSC ON

## Phase Noise and Jitter Results: Example R&S FSWP

Jitter Calculation:



Procedure with R&S FSWP:  
→ Phase noise measurement

Trace:

→ Weighting  
(example: PCIe Gen4 filter)  
→ Jitter integration

Spur List:


→ Spur processing (SSC removal)  
- ≤ 2MHz: SSC removal  
- > 2MHz: no removal  
→ Weighting  
(example: PCIe filter)  
→ Jitter calculation

# PCIe RefClk Jitter: SSC OFF

## Post-Processing Tool: Example JitterLabs

PCIe 4.0, 16GT/s: Jitter Analysis with R&S FSWP (SSC OFF)

Spec=500 fs Units are RMS		PLL #1				PLL #2			
		Tx A	Tx B	Tx C	Tx D	Tx A	Tx B	Tx C	Tx D
PLL #1	Rx A (T1-T8)	18 fs 96 %	18 fs 96 %	28 fs 94 %	24 fs 95 %	18 fs 96 %	17 fs 97 %	34 fs 93 %	31 fs 94 %
	Rx B (T9-T16)	16 fs 97 %	13 fs 97 %	28 fs 94 %	23 fs 95 %	16 fs 97 %	14 fs 97 %	34 fs 93 %	31 fs 94 %
	Rx C (T17-T24)	31 fs 94 %	32 fs 94 %	35 fs 93 %	34 fs 93 %	31 fs 94 %	31 fs 94 %	39 fs 92 %	37 fs 93 %
	Rx D (T25-T32)	24 fs 95 %	26 fs 95 %	30 fs 94 %	24 fs 95 %	24 fs 95 %	25 fs 95 %	34 fs 93 %	31 fs 94 %
PLL #2	Rx A (T33-T40)	18 fs 96 %	18 fs 96 %	28 fs 94 %	24 fs 95 %	18 fs 96 %	17 fs 97 %	34 fs 93 %	31 fs 94 %
	Rx B (T41-T48)	16 fs 97 %	15 fs 97 %	28 fs 94 %	23 fs 95 %	16 fs 97 %	15 fs 97 %	34 fs 93 %	30 fs 94 %
	Rx C (T49-T56)	37 fs 93 %	39 fs 92 %	40 fs 92 %	40 fs 92 %	37 fs 93 %	38 fs 92 %	43 fs 91 %	42 fs 92 %
	Rx D (T57-T64)	33 fs 93 %	35 fs 93 %	36 fs 93 %	34 fs 93 %	33 fs 93 %	34 fs 93 %	39 fs 92 %	37 fs 93 %



Postprocessing:


- Export of phase noise data
- Weighting  
(64 Transfer Functions)
- Jitter calculation
- 64 results

# PCIe RefClk Jitter: SSC ON

## Post-Processing Tool: Example JitterLabs

PCIe 4.0, 16GT/s: Jitter Analysis with R&S FSWP (SSC ON)

Spec=500 fs Units are RMS		PLL #1				PLL #2			
		Tx A	Tx B	Tx C	Tx D	Tx A	Tx B	Tx C	Tx D
PLL #1	Rx A (T1-T8)	30 fs 94 %	50 fs 90 %	51 fs 90 %	64 fs 87 %	30 fs 94 %	38 fs 92 %	64 fs 87 %	67 fs 87 %
	Rx B (T9-T16)	33 fs 93 %	23 fs 95 %	69 fs 86 %	71 fs 86 %	33 fs 93 %	24 fs 95 %	83 fs 83 %	84 fs 83 %
	Rx C (T17-T24)	72 fs 86 %	94 fs 81 %	55 fs 89 %	76 fs 85 %	72 fs 86 %	82 fs 84 %	57 fs 89 %	63 fs 87 %
	Rx D (T25-T32)	69 fs 86 %	90 fs 82 %	50 fs 90 %	44 fs 91 %	69 fs 86 %	78 fs 84 %	56 fs 89 %	46 fs 91 %
PLL #2	Rx A (T33-T40)	30 fs 94 %	50 fs 90 %	51 fs 90 %	64 fs 87 %	30 fs 94 %	38 fs 92 %	64 fs 87 %	67 fs 87 %
	Rx B (T41-T48)	26 fs 95 %	36 fs 93 %	58 fs 88 %	65 fs 87 %	26 fs 95 %	26 fs 95 %	72 fs 86 %	73 fs 85 %
	Rx C (T49-T56)	88 fs 82 %	110 fs 78 %	68 fs 86 %	91 fs 82 %	88 fs 82 %	98 fs 80 %	66 fs 87 %	74 fs 85 %
	Rx D (T57-T64)	85 fs 83 %	108 fs 78 %	59 fs 88 %	75 fs 85 %	85 fs 83 %	95 fs 81 %	58 fs 88 %	60 fs 88 %



Postprocessing:


- Export of phase noise data
- SSC removal
  - ≤ 2MHz: SSC removal
  - > 2MHz: no removal
- Weighting  
(64 Transfer Functions)
- Jitter calculation
- 64 results



# PCIe RefClk Jitter: SSC OFF






## Post-Processing Tool: Example IDT (dBc2PCIe)



Postprocessing:

- Export of phase noise data (csv file)
- Run dBc2PCIe program
  - Automatic SSC detection
  - Weighting
- (64 Transfer Functions – PCIe 3.0/4.0)
- Jitter calculation
- 64 results
- PNG file:
  - reports worst case of all applicable



App Version: v1.0


Output File: RPJ\$022\_PN\_100M\_HCSL\_out0\_3300mV\$05-01-2018-23h22m27s\_page1.png

Confidential Information

# PCIe RefClk Jitter: SSC ON




## Post-Processing Tool: Example IDT (Bc2PCIe)



Postprocessing:

- Export of phase noise data (csv file)
- Run dBc2PCIe program
  - Automatic SSC detection
  - Weighting
- (64 Transfer Functions – PCIe 3.0/4.0)
- Jitter calculation
- 64 results
- PNG file:
  - reports worst case of all applicable



App Version: v1.0



Output File: RPJ\$Trace2\_data\$05-01-2018-21h48m18s\_page1.png

Confidential Information

# Related Aspects: SerDes PLL


## Building Blocks

- Often two-stage architecture



## Typical Parameters

- Phase noise / jitter
- Jitter attenuation (JTF)
- System margin testing
- Power supply noise rejection (PSNR)






# Additive Phase Noise / Jitter


## Test of a SerDes PLL (frequency converting)

### Example: R&S FSWP



# Jitter Attenuation (JTF)

## Jitter Transfer Function JTF: Example: R&S FSWP + R&S SMA100B



# System Margin Test

Example: R&S SMA100B




Refclk



**DUT:**  
SerDes PLL  
Reference Design  
System Design

reference clock signal:






Testing of sensitivity against:

- Slew rate
- DC offset voltage
- ...

# Power Integrity Test

## Power Integrity Problems

- PARD (Periodic and Random Disturbances):
  - noise
  - ripple
  - transients
- Static and dynamic load response
- Supply drift




# Conclusions / Questions



- **For 16.0 GT/s and beyond, PCIe clocks need to meet tighter and tighter jitter limits**
- **Phase Noise Analyzers are the instruments of choice to measure phase noise and jitter on CW and clock signals**
  - **designed for outstanding phase noise / jitter sensitivity**
  - **sensitivity independent of device slew rate**
- **Modern Phase Noise Analyzers provide an accurate, repeatable and user-friendly way to measure low-jitter SSC clocks**
- **Offline Tools are available to convert phase noise into PCIe clock jitter**
- **For further questions and practical demonstrations ...**
  - **please visit Rohde & Schwarz at Booth 7**

# For Further Discussions ...



**Thank you for attending the  
PCI-SIG Developers Conference 2018.**

**For more information, please go to [www.pcisig.com](http://www.pcisig.com)**

**Don't forget to submit your feedback via the mobile app!**

Download the **Crowd Compass** app and then search for **PCI-SIG Developers Conference** or entering the following URL into your mobile browser: <https://crowd.cc/s/1rKy0>

Enter event code: **DevCon2018**

Alternatively, access here: <https://crowd.cc/pcisig2018>

**Note: Create an account within the app so Admin knows who to contact if selected as the prize winner.**

**Each session feedback is provided is equivalent to 1 raffle entry (up to 11 sessions).  
General survey feedback = 1 raffle entry.**

